Serial No.: 10/051,726 Eclipse Group: ST01015USU(133-US-U1)

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) An apparatus for providing power from a secondary power source where the secondary power source has a lower potential than a primary power source, comprising:

a field effect transistor, coupled to the secondary power source, where the secondary power source has a lower potential than a primary power source;

a first diode, coupled to the field effect transistor and to a device to be powered;
a second diode, coupled to the primary power source and the device to be powered; and
an inverter, coupled to a gate of the field effect transistor, wherein the inverter maintains
the field effect transistor in a pinched-off condition and preventing a current flow from the
secondary power source where the primary power source is available.

- 2. (Original) The apparatus of claim 1, wherein the field effect transistor is a depletion mode field effect transistor.
- 3. (Original) The apparatus of claim 2, wherein the depletion mode filed effect transistor is an n-channel depletion mode field effect transistor.
- 4. (Original) The apparatus of claim 1, wherein the field effect transistor is an enhancement mode field effect transistor.
- 5. (Original) The apparatus of claim 4, wherein the enhancement mode transistor is a pchannel enhancement mode field effect transistor.

Serial No.: 10/051,726 Eclipse Group: ST01015USU(133-US-U1)

6. (Currently Amended) An apparatus for providing power from a secondary power source where the secondary power source has a lower potential than a primary power source, comprising:

a first diode, coupled between the primary power source and a device to be powered; a second diode, coupled to the secondary power source, where the secondary power source has a lower potential than a primary power source;

a field effect transistor, coupled to the second diode and primary power source and device to be powered; and

an inverter, coupled to a gate of the field effect transistor, wherein the inverter maintains field effect transistor in a pinched-off condition and preventing a current flow from the secondary power source when the primary power source is available.

- 7. (Original) The apparatus of claim 6, wherein the field effect transistor is a depletion mode field effect transistor.
- 8. (Original) The apparatus of claim 7, wherein the depletion mode field effect transistor is an n-channel depletion mode field effect transistor.
- 9. (Original) The apparatus of claim 6, wherein the field effect transistor is an enhancement mode field effect transistor.